ä,

## CLAIMS:

5

10

20

- 1. A method of extracting synchronization signals from an input video signal (Csync) comprising horizontal synchronization pulses at the start of video lines, for generating a horizontal synchronization signal (Hsync); said method comprising:
- a calculation step (105) for calculating the duration ( $\Delta$ ) of the video lines in said input video signal (Csync),
  - a forcing step (108) for forcing said input video signal (Csync) to an output level, said output level corresponding to the level of said input video signal (Csync) after the horizontal synchronization pulses, said input signal (Csync) being forced between the end of each horizontal synchronization pulse and a moment defined by a first percentage (X1) of said line duration ( $\Delta$ ), for generating said horizontal synchronization signal (Hsync).
  - 2. A method as claimed in claim 1 further comprising a step (102) prior to the calculation step, said prior step (102) comprising:
- a first measuring sub-step (103) for measuring the duration of the low level and the duration of the high level in said input video signal between two consecutive rising edges taken from a set of rising edges of the input video signal (Csync),
  - an inversion sub-step (104) for inverting the level of said input video signal (Csync) if the ratio of said duration of the low level to said duration of the high level is higher than 1 for a consecutive set of measurements carried out in said first measuring substep (103).
    - 3. A method as claimed in claim 1 or 2 wherein the calculation step (105) comprises:
- 25 a second measuring sub-step (106) for measuring the durations between the consecutive rising edges taken two-by-two from among a set of rising edges of said input video signal (Csync),

10

15

- a processing sub-step (107) for extracting the maximum value from among the durations measured in said second measuring sub-step, said maximum value corresponding to said duration ( $\Delta$ ) of the video lines.
- 5 4. A method as claimed in claim 3 where the calculation step (105) is intended to be periodically activated so as to update the value of the duration ( $\Delta$ ) of the video lines.
  - 5. An integrated circuit for extracting synchronization signals from an input video signal (Csync) comprising horizontal synchronization pulses at the start of the video lines, for generating a horizontal synchronization signal (Hsync), said integrated circuit comprising:
  - calculation means (305) for calculating the duration ( $\Delta$ ) of the video lines in said input video signal (Csync),
  - means for forcing said input video signal (Csync) to an output level, said output level corresponding to the level of said input video signal (Csync) after the horizontal synchronization pulses, said input signal (Csync) being forced between the end of each horizontal synchronization pulse and a moment defined by a first percentage (X1) of said line duration (Δ), for generating said horizontal synchronization signal (Hsync).
- 20 6. An integrated circuit as claimed in claim 5 comprising additional means, said additional means comprising:
  - measuring means for measuring the duration of the low level and the duration of the high level in said input video signal between two consecutive rising edges taken from a set of rising edges of the input video signal (Csync),
- 25 means for inverting the level of said input video signal (Csync) if the ratio of said duration of the low level to said duration of the high level is higher than 1 for a consecutive set of measurements carried out in said measuring means.
- 7. An integrated circuit as claimed in claim 5 or 6 wherein calculation means for calculating the duration of the video lines comprise:
  - measuring means for measuring the durations between the consecutive rising edges taken two-by-two from among a set of rising edges of said input video signal (Csync),
  - processing means for extracting the maximum value from among said set of durations, said maximum value corresponding to said duration ( $\Delta$ ) of the video lines.

8. An integrated circuit as claimed in claim 7 comprising updating means for periodically activating said calculation means (305).